Silicon-hydrogen bonds passivate the interface defects at the silicon-silicon dioxide interface of CMOS transistors. The activation of these bonds and subsequent creation of interface traps is an important source of transistor degradation at current operating conditions. There is now evidence for a distribution in the activation energies of these bonds instead of a single threshold value. We show that conventional CMOS scaling rules are substantially affected by this energy distribution, as it causes an increased probability of smaller devices having lower activation thresholds and therefore faster activation times. Further, we quantify the voltage shift necessary to overcome the decreased yield due to the increased number of early device failures, and show, for 0.1 tm MOSFET scaling, that this shift can be a considerable fraction of the conventionally designed supply voltage.
INTRODUCTION
There are at least two degradation mechanisms in MOSFETs that are caused by the hot carrierinduced activation of hydrogen from the siliconsilicon dioxide interface: the creation of interface traps, and the creation of bulk oxide traps [1] . The creation of interface traps is significant for MOSFET channel hot electron degradation [2, 3] .
Interface traps are responsible for a reduction in the saturation drain current (IDsAT) of the MOSFET which causes an increase in the propagation delay [4] which is then responsible for failure of the chip. The activation energies of the hydrogen bonds are therefore an important parameter for the degradation process. Note, that this may also be true for the creation of bulk oxide traps, not discussed here, which likewise seem to be related to hot carriers and hydrogen release [1] .
Past models [2] have assumed that the hydrogen activation energy was constant at around 17(mean) (10) The technology-dependent constant M can be extracted from the plot of lOg/measured versus (1/VDD) for a measured device (e.g., we use data 1This form of the activation energy distribution has been used in the study of the reliability of grating-based optical densewavelength division multiplexed (DWDM) chip interconnects where bus signals are carried by separate lightwaves in the same link.
The grating degradation mechanism (which affects optical signal to noise ratio, SNRopt, in the links) involves decay of trapping centers (such as H2 centers) in silica compounds [6, 7] . from [8] [10] to obtain values of various device parameters. Equation (6) gives a very important relationship between the sub-linear power-law factor OZHC and VDD/M once OIT the half-width of the defect activation energy distribution, is known. The above analytical form for the powerlaw factor (i.e., Eq. (6)) can serve as a great tool for chip reliability engineers as discussed in [5] [8] , and A Vr)r,max can be determined from our results (Fig. 2) . Another alternative would be the use of a better quality interface (such as deuterium passivated interfaces [3] ) where lifetime variations are more tolerable.
